ICTACT Journal on Microelectronics

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

CMOS Based Driver Tree Design for Microprocessor Clock Distribution Units Iin Biomedical Image Processing Circuits


Affiliations
1 Department of Electronics and Communication Engineering, Shree Sathyam College of Engineering and Technology, India
2 Department of Biomedical Engineering, Sri Shakthi Institute of Engineering and Technology, India
3 Department of Electronics and Communication Engineering, Muthayammal Engineering College, India
4 Department of Electronics and Communication Engineering, Malla Reddy College of Engineering and Technology, India
5 Department of School of Computing Science and Engineering, Galgotias University, India
6 Division of Computing, University of Northampton, United Kingdom
     

   Subscribe/Renew Journal


The transmission of clock signal is done across the integrated circuit in the presence of buffers and wires in synchronous biomedical systems on-chip architectures. This paper presents the investigation of the driver tree architecture to be used in microprocessor and DSP processors for biomedical image processing applications for clock distribution. In system on chip architecture this design plays an important role. Several clock distribution units like parallel, H-Bridge configurations were implemented in past. A new buffer is designed for the improvement of driving capability in clock distribution. This paper presents the CMOS based clock distribution circuit with better power and drive current. The parameters like power and current are investigated. Predictive technology models for CMOS 90nm technology are used.

Keywords

CMOS, Current Driver, Clock Driver, H-Bridge, Buffer, Power.
Subscription Login to verify subscription
User
Notifications
Font Size


  • CMOS Based Driver Tree Design for Microprocessor Clock Distribution Units Iin Biomedical Image Processing Circuits

Abstract Views: 325  |  PDF Views: 0

Authors

V. Sujatha
Department of Electronics and Communication Engineering, Shree Sathyam College of Engineering and Technology, India
S. Ravindrakumar
Department of Biomedical Engineering, Sri Shakthi Institute of Engineering and Technology, India
D. Sasikala
Department of Electronics and Communication Engineering, Muthayammal Engineering College, India
V. M. Senthil Kumar
Department of Electronics and Communication Engineering, Malla Reddy College of Engineering and Technology, India
N. V. Kousik
Department of School of Computing Science and Engineering, Galgotias University, India
Jayasri Subramaniam
Division of Computing, University of Northampton, United Kingdom

Abstract


The transmission of clock signal is done across the integrated circuit in the presence of buffers and wires in synchronous biomedical systems on-chip architectures. This paper presents the investigation of the driver tree architecture to be used in microprocessor and DSP processors for biomedical image processing applications for clock distribution. In system on chip architecture this design plays an important role. Several clock distribution units like parallel, H-Bridge configurations were implemented in past. A new buffer is designed for the improvement of driving capability in clock distribution. This paper presents the CMOS based clock distribution circuit with better power and drive current. The parameters like power and current are investigated. Predictive technology models for CMOS 90nm technology are used.

Keywords


CMOS, Current Driver, Clock Driver, H-Bridge, Buffer, Power.

References