Table of Contents
Vol 3, No 6 (2011)


Articles
An Accurate Mathematical Model for Evaluation of Electrical Characteristics of PV Cell | ||
M. Venkatesh Kumar, R. Raghavan | ||
Vol 3, No 6 (2011), Pagination: 258-262 | ||
ABSTRACT |
PDF
![]() |
Abstract Views: 304 | PDF Views: 3 |
MIAS Based on Kleinberg HITS Algorithm in E-Services | ||
J. Ramkumar | ||
Vol 3, No 6 (2011), Pagination: 263-268 | ||
ABSTRACT |
PDF
![]() |
Abstract Views: 312 | PDF Views: 4 |
Coded Cooperative Scheme Based Punctured Convolutional Coding | ||
H. Vasani Ekta, Manisha Upadhyay | ||
Vol 3, No 6 (2011), Pagination: 269-274 | ||
ABSTRACT |
PDF
![]() |
Abstract Views: 318 | PDF Views: 3 |
Design of Low Power Coarse Grained Reconfigurable Architecture by Reusable Context Pipelining | ||
C. Paramasivam, A. Punithavathi | ||
Vol 3, No 6 (2011), Pagination: 275-279 | ||
ABSTRACT |
PDF
![]() |
Abstract Views: 301 | PDF Views: 3 |
FPGA Implementation of Reed-Solomon Error Correcting Code | ||
Pranali P. Kale, R. S. Kawitkar | ||
Vol 3, No 6 (2011), Pagination: 280-284 | ||
ABSTRACT |
PDF
![]() |
Abstract Views: 310 | PDF Views: 3 |
Voltage Mitigation Technique for ZSI Based Interline Dynamic Voltage Restorer | ||
P. Usha Rani, S. Rama Reddy | ||
Vol 3, No 6 (2011), Pagination: 285-291 | ||
ABSTRACT |
PDF
![]() |
Abstract Views: 311 | PDF Views: 3 |
An Efficient Implementation of Low-Power Logic Functions Using Novel GDI Cells | ||
Sushree Sila Panigrahy, Neelam Rup Prakash | ||
Vol 3, No 6 (2011), Pagination: 292-296 | ||
ABSTRACT |
PDF
![]() |
Abstract Views: 334 | PDF Views: 3 |
Sliding Mode Control Based Global Chaos Synchronization of Four-Scroll Attractors | ||
V. Sundarapandian, S. Sivaperumal | ||
Vol 3, No 6 (2011), Pagination: 297-302 | ||
ABSTRACT |
PDF
![]() |
Abstract Views: 295 | PDF Views: 3 |
Global Chaos Synchronization of Harb and Pan Systems by Active Nonlinear Control | ||
V. Sundarapandian | ||
Vol 3, No 6 (2011), Pagination: 303-307 | ||
ABSTRACT |
PDF
![]() |
Abstract Views: 341 | PDF Views: 3 |
Design and Implementation of CRC Architecture Using Double-Edge Triggered Flip-Flop | ||
G. Kanimozhi, L. Sheela | ||
Vol 3, No 6 (2011), Pagination: 308-314 | ||
ABSTRACT |
PDF
![]() |
Abstract Views: 341 | PDF Views: 3 |
Realization of All-Optical NOR Gate at 10-Gb/s by Cascading OR and NOT Gates | ||
Neena Gupta, Divya Dhawan, Kadam Bhambri, Gagandeep Kaur Jayjee | ||
Vol 3, No 6 (2011), Pagination: 315-318 | ||
ABSTRACT |
PDF
![]() |
Abstract Views: 306 | PDF Views: 3 |
Microcontroller Based Light Load Efficiency Optimization for an AC-DC Converter | ||
K. S. Chandragupta Mauryan, P. Pradeep, S. Arthi, R. Jayapal, K. Kanaka Priya | ||
Vol 3, No 6 (2011), Pagination: 319-322 | ||
ABSTRACT |
PDF
![]() |
Abstract Views: 294 | PDF Views: 3 |