International Journal of Science, Engineering and Computer Technology

Open Access Open Access  Restricted Access Subscription Access
Open Access Open Access Open Access  Restricted Access Restricted Access Subscription Access

Design Technique Of Low Voltage CMOS OP-AMP


Affiliations
1 Research Scholar, School of Electronics & Electrical Engineering, Singhania University, Rajasthan
     

   Subscribe/Renew Journal


In this paper low power CMOS Op-Amp operating with low supply voltage is described. It will begin by presenting one of the traditional low voltage CMOS Op-Amp design techniques such as folded cascode structure and then describe some more recent developments in Op-Amp design such as floating gate and bulk driven CMOS Op-Amps.

Keywords

Design Technique,low Voltage
Subscription Login to verify subscription
User
Notifications
Font Size


Abstract Views: 442

PDF Views: 0




  • Design Technique Of Low Voltage CMOS OP-AMP

Abstract Views: 442  |  PDF Views: 0

Authors

Vinod Kumar
Research Scholar, School of Electronics & Electrical Engineering, Singhania University, Rajasthan

Abstract


In this paper low power CMOS Op-Amp operating with low supply voltage is described. It will begin by presenting one of the traditional low voltage CMOS Op-Amp design techniques such as folded cascode structure and then describe some more recent developments in Op-Amp design such as floating gate and bulk driven CMOS Op-Amps.

Keywords


Design Technique,low Voltage